UARKive

Reducing energy usage of NULL Convention Logic circuits using NULL Cycle Reduction combined with supply voltage scaling

UARKive Repository

Show simple item record

dc.contributor.advisor Smith, Scott C.
dc.creator Sparkman, Brett
dc.date.accessioned 2011-10-26T21:19:51Z
dc.date.available 2011-10-26T21:19:51Z
dc.date.created 2011-05
dc.date.issued 10/26/11
dc.identifier.uri http://hdl.handle.net/10826/206
dc.description.abstract The NULL Cycle Reduction (NCR) technique can be used to improve the performance of the NULL Convention Logic (NCL) circuit at the expense of power and area. However, by decreasing the supply voltage of certain components, the power of the NCR circuit can be reduced. Since NCR has increased performance, it could be possible to decrease the power while maintaining the original performance of the circuit. To verify this, the NCR circuit will be implemented using a 4-bit by 4-bit dual-rail multiplier as the test circuit. This circuit will be simulated in ModelSim to ensure functionality, synthesized into a Verilog netlist using Leonardo, and imported into Cadence to perform transistor-level simulations for power calculations. The supply voltage of the duplicated circuits will be decreased until the performance matches the design of the original multiplier, resulting in overall lower energy usage.
dc.subject Electrical engineering
dc.title Reducing energy usage of NULL Convention Logic circuits using NULL Cycle Reduction combined with supply voltage scaling
dc.type Thesis
thesis.degree.name Bachelor of Science in Electrical Engineering
thesis.degree.level Undergraduate
thesis.degree.grantor University of Arkansas, Fayetteville
thesis.degree.discipline Electrical Engineering
thesis.degree.department Electrical Engineering


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search UARKive


Advanced Search

Browse

Admin login